

D3356, OCTOBER 1989-REVISED JUNE 1990

- Second-Generation PAL® Architecture
- High-Performance Operation:
 f_{max} (External Feedback) . . . 40 MHz
 Propagation Delay . . . 15 ns Max
- Increased Logic Power Up to 22 Inputs and 10 Outputs
- Increased Product Terms Average of 12 per Output
- Variable Product Term Distribution Allows More Complex Functions to Be Implemented
- Each Output Is User Programmable for Registered or Combinatorial Operation, Polarity, and Output Enable Control
- Power-Up Clear on Registered Outputs
- TTL-Level Preload for Improved Testability
- Extra Terms Provide Logical Synchronous Set and Asynchronous Reset Capability
- Fast Programming, High Programming Yield, and Unsurpassed Reliability Ensured Using Ti-W Fuses
- AC and DC Testing Done at the Factory Utilizing Special Designed-In Test Features
- Dependable Texas Instruments Quality and Reliability
- Package Options Include Plastic
 Dual-In-Line and Chip Carrier Packages





NC — No internal connection
Pin assignments in operating mode

description

The TIBPAL22V10-15BC is a programmable array logic device featuring high speed and functional equivalency when compared to presently available devices. They are implemented with the familiar sum-of-products (AND-OR) logic structure featuring the new concept "Programmable Output Logic Macrocell". These IMPACT-X™ circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic.

These devices contain up to 22 inputs and 10 outputs. They incorporate the unique capability of defining and programming the architecture of each output on an individual basis. Outputs may be registered or nonregistered and inverting or noninverting as shown in the output logic macrocell diagram. The ten potential outputs are enabled through the use of individual product terms.

Further advantages can be seen in the introduction of variable product term distribution. This technique allocates from 8 to 16 logical product terms to each output for an average of 12 product terms per output. This variable allocation of terms allows far more complex functions to be implemented than in previously available devices.

This device is covered by U.S. Patent 4,410,987. IMPACT-X is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Monolithic Memories Inc.



1

description (continued)

Circuit design is enhanced by the addition of a synchronous set and an asynchronous reset product term. These functions are common to all registers. When the synchronous set product term is a logic 1, the output registers are loaded with a logic 1 on the next low-to-high clock transition. When the asynchronous reset product term is a logic 1, the output registers are loaded with a logic 0. The output logic level after set or reset depends on the polarity selected during programming. Output registers can be preloaded to any desired state during testing. Preloading permits full logical verification during product testing.

With features such as programmable output logic macrocells and variable product term distribution, the TIBPAL22V10' offers quick design and development of custom LSI functions with complexities of 500 to 800 equivalent gates. Since each of the ten output pins may be individually configured as inputs on either a temporary or permanent basis, functions requiring up to 21 inputs and a single output or down to 12 inputs and 10 outputs are possible.


A power-up clear function is supplied that forces all registered outputs to a predetermined state after power is applied to the device. Registered outputs selected as active-low power-up with their outputs high. Registered outputs selected as active-high power-up with their outputs low.

A single security fuse is provided on each device to discourage unauthorized copying of fuse patterns. Once blown, the verification circuitry is disabled and all other fuses will appear to be open.


The TIBPAL22V10-15BC is characterized for operation from 0°C to 75°C.




functional block diagram (positive logic)




 \sim denotes fused inputs






5


output logic macrocell diagram





REGISTER FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT

REGISTER FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT



I/O FEEDBACK, COMBINATIONAL, ACTIVE-LOW OUTPUT

I/O FEEDBACK, COMBINATIONAL, ACTIVE-HIGH OUTPUT

S1 = 1

S0 = 1

MACROCELL FEEDBACK AND OUTPUT FUNCTION TABLE

FUSE SELECT		FEEDBACK AND OUTPUT CONFIGURATION					
S1	GUNATION						
0	0	Register feedback	Registered	Active low			
0	1	Register feedback	Registered	Active high			
1	0	I/O feedback	Combinational	Active low			
1	1	I/O feedback	Combinational	Active high			

^{0 =} unblown fuse, 1 = blown fuse

Figure 1. Resultant Macrocell Feedback and Output Logic After Programming



S1 and S0 are select-function fuses as shown in the output logic macrocell diagram.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	. 7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	
Operating free-air temperature range	75°C
Storage temperature range – 65°C to	150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a preload cycle.

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage			5	5.25	V
VIH	High-level input voltage		2		5.5	V
VIL	Low-level input voltage				0.8	V
ЮН	High-level output current				- 3.2	mA
lOL	Low-level output current				16	mA
tw		Clock high or low	10			ns
	Pulse duration	Asynchronous Reset high or low	15			
^t su		Input	13			
	Setup time before clock↑	Feedback	13			
		Synchronous Preset (active)	13			ns
		Asynchronous Reset (inactive)	15			
th	Hold time, input, set, or feedback after clock†					ns
TA	Operating free-air temperature		0		75	ů

electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
ViK		$V_{CC} = 4.75 V$,	lj = - 18 mA				- 1.2	V
VOH		$V_{CC} = 4.75 V$,	I _{OH} = - 3.2 mA		2.4	3.5		V
VOL		$V_{CC} \approx 4.75 \text{ V}$	$I_{OL} = 16 \text{ mA}$			0.35	0.5	V
IOZH		$V_{CC} = 5.25 V$,	V _O = 2.7 V				0.1	mA
IOZL		$V_{CC} = 5.25 V$,	V _O = 0.4 V				- 0.1	mA
lj		$V_{CC} = 5.25 V_{r}$	V _I = 5.5 V				1	mA
ΊΗ		$V_{CC} = 5.25 V$,	V _I = 2.7 V				25	μА
lu.	CLK	V _{CC} = 5.25 V,	V _I = 0.4 V				- 0.15	mA
ΙΙL	All others					- 0.1	IIIA	
los‡		V _{CC} = 5.25 V,	V _O = 0.5 V		- 30		- 90	mA
Icc		$V_{CC} = 5.25 \text{ V},$	V _I = GND,	Outputs open		155	180	mA
Ci		f = 1 MHz,	V _I = 2 V			5.5		рF
Co		f = 1 MHz,	V _O = 2 V			8		pF
C _{clk}		f = 1 MHz,	V _{CLK} = 2 V			7		рF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	TYP [†]	MAX	UNIT
f _{max} §	External	feedback		40	60		MHz
^t pd	I, I/O	I/O			11	15	ns
t _{pd}	I, I/O (reset)	Q	R1 = 300 Ω ,		13	20	ns
tpd	Clock	Q	$R2 = 390 \Omega$,		7	12	ns
t _{pd}	Clock	I/O	See Figure 2		15	22	ns
t _{en}	I, I/O	I/O, Q			11	15	ns
tdis	I, I/O	I/O, Q			11	15	ns

$$\S f_{\text{max}}$$
 (with feedback) = $\frac{1}{t_{su} + t_{pd} (CLK to Q)}$.


[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. V_O is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

preload procedure for registered outputs (see Note 2)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to setup through the entire state-machine sequence. Each register is preloaded individually by following the steps given below:

- Step 1. With V_{CC} at 5 V and pin 1 at V_{IL} , raise pin 13 to V_{IHH} .
- Step 2. Apply either V_{IL} or V_{IH} to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to V_{IL}. Preload can be verified by observing the voltage level at the output pin.

preload waveforms (see Notes 2 and 3)




NOTES: 2. Pin numbers shown are for the NT package only. If chip-carrier socket adapter is not used, pin numbers must be changed accordingly.

3. $t_d = t_{SII} = t_w = 100 \text{ ns to } 1000 \text{ ns. } V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V.}$

power-up reset

Following power-up, all registers are reset to zero. The output level depends on the polarity selected during programming. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of V_{CC} be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.

power-up reset waveforms



[†] This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.


programming information

Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

[‡] This is the setup time for input or feedback.

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. C_L includes probe and jig capacitance and is 50 pF for t_{pd} and t_{en}, 5 pF for t_{dis}.
 - B. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
 - E. Equivalent loads may be used for testing.

Figure 2. Load Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS



t pd - Propagation Delay - ns





Figure 4



t pd ~ Propagation Delay – ns




Figure 6

TYPICAL CHARACTERISTICS

